If you add other app, you must select *.elf manually on Vivado Run on Vivado TCL: TE::hw_build_design -export_prebuilt Note: App from Firmware folder will be add into BlockRAM.memory_test.elf or srec_spi_bootloader.elf Note only one elf shouldbe put into this folder.Copy Application (memory_test.elf) into \firmware\microblaze_0\.(alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis Note: TCL scripts generate also platform project, this must be done manuelly in case GUI is used.Run on Vivado TCL: TE::sw_run_vitis -all Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv" App from Firmware folder will be add into BlockRAM.Use GUI is the same, except file export to prebuilt folder Run on Vivado TCL: TE::hw_build_design -export_prebuilt Note: Script generate design and export files into \prebuilt\hardware\.Create XSA and export to prebuilt folder.
![vivado download export compliance vivado download export compliance](https://s3.studylib.net/store/data/008653588_1-f77046bf5ebb4ab4567b6a4a139a188f-768x994.png)
Vivado download export compliance install#
Vivado download export compliance windows#
Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS. The Trenz Electronic FPGA Reference Designs are TCL-script based project. Xilinx Development Tools#XilinxSoftware-BasicUserGuides.Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow. It's recommended to use TE prebuilt files for first lunch. Reference Design is available with and without prebuilt files.